This paper introduces the microarchitecture and physical implementation of the Godson-2E processor, which is a four-issue superscalar RISC processor that supports the 64-bit MIPS instruction set.The adoption of the aggressive out-of-order execution and memory hierarchy techniques help Godson-2E to achieve high performance.The Godson-2E processor has been physically designed in a 7-metal 90nm CMOS process using the cell-based methodology with some bit-sliced manual placement and a number of crafted cells and macros.The processor can be run at 1GHz and achieves a SPEC CPU2000 rate higher than 500.