论文部分内容阅读
随着硅工艺在几何尺寸上的不断缩小,芯片的设计者事实上能将所有系统功能整合在单一芯片上。许多芯片制造商和设计者在面对客户对于多功能、低功耗、低成本及小型化的需求时,认为SoC的高集成度是解决问题的万能药方。不幸的是,设计的生产力跟不上摩尔定律的速度。
As silicon processes continue to shrink in geometry, chip designers can virtually integrate all system functions onto a single chip. Many chip makers and designers think of SoC’s high level of integration as a panacea for solving problems in the face of customers’ demand for versatility, low power consumption, low cost and miniaturization. Unfortunately, design productivity can not keep up with Moore’s Law.