论文部分内容阅读
提出了一种通用的可编程双模分频器,电路主要由3部分组成9/8预分频器,8位可编程计数器和ΣΔ调制器构成。通过打开或者关断ΣΔ调制器的输出来实现分数和整数分频两种工作模式,仅用一个可编程计数器实现吞脉冲分频器的功能。9/8预分频器采用提高的TSPC动态触发器实现,而可编程分频器和调制器采用数字综合后布局布线的方法实现。基于SMIC0.18μm1.8V电源CMOS工艺的SpectreVerilog仿真表明它能在分频比56-2047范围内工作,最大工作频率大于2GHz,消耗的电流小于4mA,适合应用在高性能的频率综合器中。
A general programmable dual-mode frequency divider is proposed. The circuit is mainly composed of 3 parts, 9/8 prescaler, 8-bit programmable counter and ΣΔ modulator. By turning on or off the output of the ΣΔ modulator to achieve fractional and integer frequency divider two modes of operation, only one programmable counter to achieve swallow pulse divider function. The 9/8 prescaler is implemented using an enhanced TSPC dynamic flip-flop, while the programmable dividers and modulators are implemented using a digital synthesis post-layout. SpectreVerilog simulation based on the SMIC 0.18μm 1.8V power CMOS process shows that it can work in the frequency range of 56-2047, the maximum operating frequency is greater than 2GHz, the current consumption is less than 4mA, suitable for use in high-performance frequency synthesizer.