论文部分内容阅读
This paper presents a 16-bit 2 GSPS digital-to-analog converter(DAC) in 0.18 m CMOS technology.This DAC is implemented using time division multiplex access system architecture in the digital domain.The input data is received with a two-channel LVDS interface.The DLL technology is introduced to meet the timing requirements between phases of the LVDS data and the data sampling clock.A FIFO is designed to absorb the phase difference between the data clock and DAC system clock.A delay controller is integrated to adjust the phase relationship between the high speed digital clock and analog clock,obtaining a sampling rate of 2 GSPS.The current source mismatch at higher bits is calibrated in the digital domain.Test results show that the DAC achieves74.02 d BC SFDR at analog output of 36 MHz,and DNL less than˙2.1 LSB & INL less than˙4.3 LSB after the chip is calibrated.
This paper presents a 16-bit 2 GSPS digital-to-analog converter (DAC) in 0.18 m CMOS technology. This DAC is implemented using time division multiplex access system architecture in the digital domain. The input data is received with a two-channel LVDS interface.The DLL technology is introduced to meet the timing requirements between phases of the LVDS data and the data sampling clock. A FIFO is designed to absorb the phase difference between the data clock and DAC system clock. A delay controller is integrated to adjust the phase relationship between the high speed digital clock and analog clock, a sampling rate of 2 GSPS. The current source mismatch at higher bits is calibrated in the digital domain. Test results show that the DAC achieves 74.02 d BC SFDR at analog output of 36 MHz, and DNL less than ˙2.1 LSB & INL less than ˙4.3 LSB after the chip is calibrated.