With the increasing use of field-programmable gate arrays (FPGAs) in embedded systems and many embedded applications, the failure to protect FPGA-based embedded
With the development of the design complexity in embedded systems, hardware/software (HW/SW) parti-tioning becomes a challenging optimization problem in HW/SW c