论文部分内容阅读
本文提出的多值逻辑超高速变模数分频电路的设计方案,不但电路结构简单,而且工作速度也比二值逻辑高。用国产分立元件制作,已使变模数分频电路可工作于800MHz的最高时钟频率上。本文还列举了多种由多值逻辑电路作为前置分频器的程序分频器设计实例。同时还给出了相应的1200MHz通用式数字频率综合器的设计实例。
The design scheme of the multi-valued logic super high speed variable modulus frequency division circuit proposed in this paper not only has simple circuit structure but also higher working speed than binary logic. Made with domestic discrete components, has made the variable modulus frequency divider circuit can work on the highest clock frequency of 800MHz. This article also lists a variety of multi-valued logic circuit as a prescaler program divider design example. At the same time also gives the corresponding 1200MHz universal digital frequency synthesizer design examples.