论文部分内容阅读
A two stage scan architecture is proposed to do low powerand low test application cost scan testing. The first stage includes multiple scan chains, where each scan chain is driven by a primary input. Each scan flip-flop in the multiple scan chains drives