This paper proposes a repeater for boosting the speed of interconnects with low power dissipation.We have designed and implemented at 45 and 32 nm technology nodes.Delay and power dissipation performances are analyzed for various voltage levels at these technology nodes using Spice simulations.A significant reduction in delay and power dissipation are observed compared to a conventional repeater.The results show that the proposed high-speed low-power repeater has a reduced delay for higher load capacitance.The proposed repeater is also compared with LPTG CMOS repeater,and the results shows that the proposed repeater has reduced delay.The proposed repeater can be suitable for high-speed global interconnects and has the capacity to drive large loads. This paper proposes a repeater for boosting the speed of interconnects with low power dissipation. We have designed and implemented at 45 and 32 nm technology nodes. Delay and power dissipation performances are analyzed for various voltage levels at these technology nodes using Spice simulations. A significant reduction in delay and power dissipation are observed compared to a conventional repeater. The results show that the proposed high-speed low-power repeater has a reduced delay for higher load capacitance. The proposed repeater is also compared with LPTG CMOS repeater, and the results shows that the proposed repeater has reduced delay. The proposed repeater can be suitable for high-speed global interconnects and has the capacity to drive large loads.