Gate-grounded NMOS (GGNMOS) devices with different device dimensions and layout floorplans have been designed and fabricated in 0.13-μm silicide CMOS technolog
A variational method combined with solving the force balance equation is adopted to investigate the influence of strain and hydrostatic pressure on electronic m