论文部分内容阅读
文章介绍锁相环式频率合成器,该频率合成器应用锁相环原理实现了以f_v为中心频率,向上按10％偏差逐次递增四档,向下按10％偏差逐次递减四档而形成1.4f_v、1.3f_v、1.2f_v、1.1f_v、f_v、0.9f_v、0.8f_v、0.7f_v、0.6f_v的分频方式,且输出频率的稳定度和精确度均等同于晶体。文章结合波形图详细阐述了频率合成器中由译码器和四一二进制计数器所构成的一种特殊形式分频器原理,并根据此原理和波形图可重新设计具有以任何一个频率为基准的,且与它成有理关系的等频率间隔的一系列离散频率输出。文章还分析计算了锁相环的动态特性、指标及实验结果。
The article introduces the phase-locked loop frequency synthesizer, the frequency synthesizer uses the phase-locked loop principle to f_v as the center frequency, upward by 10% deviation sequentially increased fourth gear, 10% deviation down one by one descending fourth gear to form a 1.4 f_v, 1.3f_v, 1.2f_v, 1.1f_v, f_v, 0.9f_v, 0.8f_v, 0.7f_v and 0.6f_v, and the stability and precision of the output frequency are equal to the crystal. Combined with the waveform diagram, the article elaborates the principle of a special form divider formed by the decoder and the four-one binary counter in the frequency synthesizer. According to the principle and the waveform diagram, the principle of the frequency divider can be redesigned with the frequency of A series of discrete frequency outputs at equal frequency intervals that are in line with and in accordance with it. The article also analyzes and calculates the dynamic characteristics of phase-locked loop, index and experimental results.