搜索筛选:
搜索耗时3.4296秒,为你在为你在102,285,761篇论文里面共找到 10 篇相符的论文内容
发布年度:
[期刊论文] 作者：YIN Shouyi,LIU Leibo,ZHOU Reny,
来源：中国通信 年份：2013
...
[期刊论文] 作者：YIN ShouYi,SHAO ShengJia,LIU LeiBo,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2014
Our work investigates how to map loops efficiently onto Coarse-Grained Reconfigurable Architecture(CGRA).This paper examines the properties of CGRA and builds M...
[期刊论文] 作者：YIN Shouyi,LIU Leibo,ZHOU Renyan,SUN Zhongfu,WEI Shaojun,
来源：中国通信 年份：2013
...
[期刊论文] 作者：YIN Shouyi,ZHANG Zhen,HU Yang,LIU Leibo,WEI Shaojun,,
来源：Chinese Journal of Electronics 年份：2014
As Network on chip(NoC) architecture develops as an solution of interconnection in System on chip(SoC) designs, a detailed and flexible interconnection network...
Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable mult
[期刊论文] 作者：LIU LeiBo,CHEN YingJie,YIN ShouYi,ZHOU Li,YUAN Hang,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2014
In this paper,a TPP(Task-based Parallelization and Pipelining)scheme is proposed to implement AVS(Audio Video coding Standard)video decoding algorithm on REMUS(...
Reliability-aware mapping for various No C topologies and routing algorithms under performance const
[期刊论文] 作者：WU Chen,DENG ChenChen,LIU LeiBo,YIN ShouYi,HAN Jie,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2015
The flexibility of manycore systems to extensive applications is achieved by reconfiguring the interconnections between processing elements(PEs) and the functio...
Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurabl
[期刊论文] 作者：LIU LeiBo,WANG YanSheng,YIN ShouYi,ZHU Min,WANG Xing,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2014
Using the coarser operand grain and simplified interconnection patterns, CGRA(coarse grained reconfigurable architectures) has been proven to be energy efficien...
[期刊论文] 作者：ZHANG WeiLong,LIU LeiBo,YIN ShouYi,ZHOU RenYan,CAI ShanShan,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2013
This paper proposes a VLSI architecture of the optimized Speeded-Up Robust Feature (SURF) algorithm. The SURF algorithm which is widely used in computer vision applications, locates interest points (I...
Hierarchical representation of on-chip context to reduce reconfiguration time and implementation are
[期刊论文] 作者：WANG YanSheng,LIU LeiBo,YIN ShouYi,ZHU Min,CAO Peng,YANG Jun,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2013
In reconfigurable system,fast reconfiguration and small size of configuration contexts are strongly required to enhance the processing performance and reduce th...
Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable proc
[期刊论文] 作者：LIU LeiBo,CHEN YingJie,WANG Dong,YIN ShouYi,WANG Xing,WANG Long,LEI Hao,CAO Peng,WEI ShaoJun,,
来源：Science China(Information Sciences) 年份：2014
This paper proposes a task-based hybrid parallel and hybrid pipeline(THPHP)scheme to implement multi-standard video algorithms,including MPEG-2,H.264,and audio...
相关搜索：
