论文部分内容阅读
As CMOS continues to approach the physical limits of silicon,one possible solution is to introduce a high mobility channel for devices beyond the 10 nm technology node.The large lattice mismatch between Ⅲ-Ⅴ materials and Si is the main challenge for its integration on large sized Si wafers.