【摘 要】
：
ZrO2-5CrMnMo composite samples were prepared by hot press sintering. When NiCoCrAlY powders were used as the bonding layer and the different mixtures of NiCoCrAlY alloy and 3YSZ (3mol％ yttria stabilized zirconia) ceramic powders were used as the transitio
【机 构】
：
National Key Laboratory for Precision Hot Processing of Metals,Harbin 150001,China;School of Materia
【出 处】
：
武汉理工大学学报（材料科学版）（英文版）
论文部分内容阅读
ZrO2-5CrMnMo composite samples were prepared by hot press sintering. When NiCoCrAlY powders were used as the bonding layer and the different mixtures of NiCoCrAlY alloy and 3YSZ (3mol％ yttria stabilized zirconia) ceramic powders were used as the transition layers, the connection between zirconia ceramic and 5CrMnMo steel were strengthened. Three composite samples with different structures were fabricated by heat spraying and hot press sintering. Shear and thermal shock cycle tests were conducted to characterize connection strength and thermal shock resistance of these samples. The shear strength reached 95.69 MPa, and the heating shock cycles achieved to the maximum value of 27.7 times. Microstructures and connection interfaces were analyzed by scanning electron microscopy. The hardness and wearing resistance of 3YSZ coat and 5CrMnMo substrate were compared, and the heat insulation property of composite samples were also discussed. It is shown that these composite materials fabricated in this research are benefited to be used as squeeze casting dies.
其他文献
为了解决PD驱动电路的可靠性问题,在传统电路基础上设计并实现了一种迟滞结构的高精度PD驱动电路.采用对称双路结构,分别调节信号的上升、下降边沿时间,每一路使用迟滞导通的分段控制方式,提高了控制精度.采用限流方式,解决了因寄生效应而产生的振荡现象,提高了通信的可靠性.采用TSMC 0.18μmCMOS工艺设计驱动电路并流片.测试结果表明,在BMC方波外的接频率为300 kHz时,线缆上电压信号的上下边沿时间都为340 ns,无明显振荡.该电路的静态功耗小于400 μA,具有较好的实用价值.
光发射显微分析、光致电阻变化技术两种电失效定位方法在精确定位缺陷上存在局限性,为此提出了基于SEM电压衬度的联用方法用于精确定位集成电路缺陷.首先根据电特性测试进行光发射显微分析或者光致电阻变化分析,结合电路原理和版图,提出失效区域的假设,再进行电压衬度像分析,通过衬度翻转可精确和快速确定缺陷位置,最后通过FIB或者TEM对缺陷进行表征.案例研究显示,有源电压衬度可定位双极型电路铝金属化开路失效,无源电压衬度定位CMOS电路多晶硅栅刻蚀异常引起的漏电流失效,结合形貌和材料分析得出缺陷形成机理和根本原因.
设计了一种基于多电压的高能效近似DCT电路。通过对DCT的运算单元和系数进行近似处理,以精简电路规模的方式降低了DCT单次运算能耗。为了进一步提升近似DCT电路的相比能效,部分单元低压供电,在不降低DCT性能的前提下,实现了更低的功耗。基于0.18μm CMOS工艺的DCT电路对比显示,相较于标准电压的近似设计和全低压的近似设计方法,在保证工作频率不变的情况下,该电路的能耗分别降低了31.4%和1
近年来,科研人员为研究忆阻器的电气特性及其在电路中的应用,建立了多种整数阶忆阻器的Verilog-A模型,但分数阶忆阻器的Verilog-A模型还未见报道.文章提出了一种分数阶忆阻器的Verilog-A模型,对其相关特性进行了分析,总结了参数对忆阻器电气特性影响的规律,并将此模型应用于脉冲宽度调制(PWM)电路中,通过改变分数阶阶次来调整PWM电路的占空比.实验结果证明了分数阶忆阻器Verilog-A模型的正确性和实用性.
在静电放电(ESD)能力考核时,一种多电源域专用数字电路在人体模型(HBM)1 700 V时失效.通过HBM测试、激光束电阻异常侦测(OBIRCH)失效分析方法,定位出静电试验后失效位置.根据失效分析结果并结合理论分析,失效是静电二极管的反向静电能力弱所致.利用晶体管替换静电二极管,并对OUT2端口的内部进行静电版图优化设计.改版后,该电路的ESD防护能力达2 500 V以上.该项研究结果对于多电源域专用数字电路的ESD失效分析及能力提升具有参考价值.
Ultra-small PbSe quantum dots (QDs) were synthesized using conventional hot-injection method. A small amount of Sn was used as a nucleation promotion agent to control nucleation and growth during the QDs synthesis process. The average diameter of the QDs
Full-Heusler alloy Fe2TiSn was predicted to be a potential thermoelectric material with high mechanical properties and stability. Fe2TiSn was usually prepared by arc-melting followed by annealing for 2 weeks, which takes a long time and consumes a large a
The electron paramagnetic spectra of trigonal Mn2+ centers in [Co(H2O)6]SiF6, [Co(H2O)6] SnF6, and [Co(H2O)6]PtCl6 crystals were studied on the basis of the complete energy matrices for a d5 configuration ion in a trigonal ligand field. When Mn2+ is doped
The effects of initial oxygen concentration on the reverse leakage current of PIN rectifier diodes were studied. We fabricated the PIN rectifier diodes with different initial oxygen concentrations, and analyzed the electrical properties, anisotropic prefe
Because of its merits, acrylic resin was chosen to improve the mechanical, conductive and hydrophobic properties. Carbon fiber powders (CF), carbon nanotubes (MWCNT), and nano-TiO2 were incorporated into the acrylic resin to prepare the corona-proof condu