论文部分内容阅读
针对640×512 InGaAs探测器工作原理和输出信号特点,从低噪声角度出发,设计了由探测器驱动电路、信号缓冲电路、单端转差分电路、差分放大电路、模数转换电路、FPGA时序控制电路构成的InGaAs探测器低噪声采集系统。着重解决了在满足驱动的条件下降低系统噪声,对提供精密偏置电压、温控电路和输出信号处理过程给出了详细的设计思想和实现方法。试验结果表明,系统工作正常并获得了良好的噪声特性,整个采集系统暗电平等效均方根(RMS)噪声低于0.3 mV。
In view of the working principle of 640 × 512 InGaAs detector and the characteristics of the output signal, this paper designs a novel control system based on the detector drive circuit, signal buffer circuit, single-ended to differential circuit, differential amplifier, analog to digital conversion circuit, FPGA timing control Circuit composed of InGaAs detector low noise acquisition system. Focus on solving the conditions to meet the drive to reduce system noise, to provide precise bias voltage, temperature control circuit and the output signal processing is given a detailed design ideas and methods. The experimental results show that the system is working normally and has good noise characteristics. The RMS noise of dark level of the whole acquisition system is less than 0.3 mV.