论文部分内容阅读
文章介绍了一种高性能低功耗并且带RAM的串行时钟芯片的设计与实现。介绍了该芯片的内部结构框图 ,给出了让芯片完成不同功能的控制指令和使用中数据传输的格式
This paper introduces the design and implementation of a high performance and low power serial RAM with RAM. Introduced the internal structure of the chip diagram, given the chip to complete the different functions of the control commands and data transmission format