论文部分内容阅读
With the feature size of semiconductor technology reducing and intellectual property(IP)cores increasing,on-chip interconnection network architectures have a great influence on the performance and area of system-on-chip(SoC)design.Focusing on trade-off performance,cost and implementation,a regular network-on-chip(NoC)architecture which is mesh-connected rings(MCR)interconnection network is proposed.The topology of MCR is simple,planar and scalable in architecture,which combines mesh with ring.A detailed theoretical analysis for MCR and mesh is given,and a simulation analysis based on the virtual channel router with wormhole switching is also presented.The results compared with the general mesh architecture show that MCR has better performance,especially in local traffics and low loads,and lower cost.
With the feature size of semiconductor technology reducing and intellectual property (IP) cores increasing, on-chip interconnection network architectures a great influence on the performance and area of system-on-chip (SoC) design. Focusing on trade-off performance, cost and implementation, a regular network-on-chip (NoC) architecture which is mesh-connected rings (MCR) interconnection network is proposed. The topology of MCR is simple, planar and scalable in architecture, which combines mesh with ring .A detailed theoretical analysis for MCR and mesh is given, and a simulation analysis based on the virtual channel router with wormhole switching is also presented. the results compared with the general mesh architecture show that MCR has better performance, especially in local traffics and low loads, and lower cost.