论文部分内容阅读
In this paper,the ESD discharge capability of GGNMOS (gate grounded NMOS) device in the radiation-hardened 0.18μm bulk silicon CMOS process (Rad-Hard by Process:RHBP) is optimized by layout and ion implantation design.The effects of gate length,DCGS and ESD ion implantation of GGNMOS on discharge current density and lattice temperature are studied by TCAD and device simulation.The size of DCGS,multi finger number and single finger width of ESD verification structures are designed,and the discharge capacity and efficiency of GGNMOS devices in ESD are characterized by TLP test technology.Finally,the optimized GGNMOS is verified on the DSP circuit,and its ESD performance is over 3500 V in HBM mode.