论文部分内容阅读
This paper describes two single-chip--complex programmable logic devices/field programmable gate arrays(CPLD/FPGA)--implementations of the new advanced encryption standard (AES) algorithm based on the basic iteration architecture (design [A]) and the hybr