The pattern run-length coding test data compression approach is extended by introducing don’t care bit(x) propagation strategy into it.More than one core test sets for testing core-based System-on-Chip(SoC) are unified into a single one,which is compressed by the extended coding technique.A reconfigurable scan test application mechanism is presented,in which test data for multiple cores are scanned and captured jointly to make SoC test application more efficient with low hardware overhead added.The proposed union test technique is applied to an academic SoC embedded by six large ISCAS’89 benchmarks,and to an ITC’ 02 benchmark circuit.Experiment results show that compared with the existing schemes in which a core test set is compressed and applied independently of other cores,the proposed scheme can not only improve test data compression/decompression,but also reduce the redundant shift and capture cycles during scan testing,decreasing SoC test application time effectively. The pattern run-length coding test data compression approach is extended by introducing do not care bit (x) propagation strategy into it. More than one core test sets for testing core-based system-on-chip (SoC) are unified into a single one, which is compressed by the extended coding technique. A reconfigurable scan test application mechanism is presented, in which test data for multiple cores are scanned and captured jointly to make SoC test application more efficient with low hardware overhead added. proposed union test technique is applied to an academic SoC embedded by six large ISCAS’89 benchmarks, and to an ITC ’02 benchmark circuit. Experimental results show that compared with the existing schemes in which a core test set is compressed and applied independently of other cores, the proposed scheme can not only improve test data compression / decompression, but also reduce the redundant shift and capture cycles during scan testing, decreasing SoC test application time effectively.