论文部分内容阅读
<正>The VME Bus Controller of front control system of HIRFL-CSR is implemented by FPGA which is EP1K30 of ACEX family of Altera Corporation.It communicates with other VME device through VME backplane.It is able to accept data from VME device and watch status of magnet power supply.Besides sending command and data to VME device,it is also able to respond interrupt and read interrupt data.