论文部分内容阅读
对UHF RFID标签芯片的数字基带处理器结构及工作原理进行了分析。该基带处理器兼容ISO18000-6C协议。采用一系列先进的低功耗技术,如门控时钟技术、减小工作电压、降低时钟频率等,以降低无源射频识别标签的功耗。整个标签芯片采用TSMC 0.18μm 1P5M嵌入式EEPROM混合CMOS工艺实现。测试结果表明,该芯片正常工作的最低电压仅为1 V,平均电流为6.8μA,功耗为6.8μW,面积仅为150μm×690μm。
The structure and working principle of digital baseband processor of UHF RFID tag chip are analyzed. The baseband processor is compatible with the ISO18000-6C protocol. Adopt a series of advanced low power consumption technologies, such as gating clock technology, reduce the working voltage, reduce the clock frequency, etc., In order to reduce the passive radio frequency identification label power consumption. The entire tag chip using TSMC 0.18μm 1P5M embedded EEPROM hybrid CMOS technology. The test results show that the minimum working voltage of the chip is only 1 V, the average current is 6.8 μA, the power consumption is 6.8 μW, and the area is only 150 μm × 690 μm.