Based on 3D-TCAD simulations,single-event transient (SET) effects and charge collection mechanisms in fully depleted silicon-on-insulator (FDSOI) transistors are investigated.This work presents a comparison between 28-nm technology and 0.2-μm technology to analyze the impact of strike location on SET sensitivity in FDSOI devices.Simulation results show that the most SET-sensitive region in FDSOI transistors is the drain region near the gate.An in-depth analysis shows that the bipolar amplification effect in FDSOI devices is dependent on the strike locations.In addition,when the drain contact is moved toward the drain direction,the most sensitive region drifts toward the drain and collects more charge.This provides theoretical guidance for SET hardening.