论文部分内容阅读
基于 EPP协议的特点 ,应用复杂可编程逻辑器件 ( CPLD)开发了移位寄存器输出接口。介绍了 EPP协议和接口的 Verilog HDL描述
Based on the characteristics of EPP protocol, a shift register output interface is developed by using complex programmable logic device (CPLD). Introduces the Verilog HDL description of the EPP protocol and interface