论文部分内容阅读
This paper presents a LC digitally controlled oscillator (LC-DCO) applied in all digital phase locked loop (ADPLL).Post-layout simulation is finished in a 130nm CMOS process to design and verify the DCO.It is operated between 3.27GHz and 4.40GHz, for a 31% tuning range.Drawing 3.8mA from 1.2V, the phase noise is -135.4dBc/Hz at a 3MHz offset from a 3.27GHz carrier.The resulting phase phase-noise FoM is 189.6dBc/Hz a 3MHz offset from a 3.27GHz carrier.