Design of a Digitally Controlled Oscillator in All Digital Phase Locked Loop

来源 :2016年上海市研究生学术论坛——电子科学与技术 | 被引量 : 0次 | 上传用户:qiuyucen
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
  This paper presents a LC digitally controlled oscillator (LC-DCO) applied in all digital phase locked loop (ADPLL).Post-layout simulation is finished in a 130nm CMOS process to design and verify the DCO.It is operated between 3.27GHz and 4.40GHz, for a 31% tuning range.Drawing 3.8mA from 1.2V, the phase noise is -135.4dBc/Hz at a 3MHz offset from a 3.27GHz carrier.The resulting phase phase-noise FoM is 189.6dBc/Hz a 3MHz offset from a 3.27GHz carrier.
其他文献
  A self-biased cascode Power Amplifier (PA) with Tunable Matching Network (TMN) in 0.18-μm SOI CMOS is presented.The TMN is employed to cover a wide range a
会议
  A parameter extraction method for small signal model of the PIN photodiodes, which combines the analytical method and empirical optimization procedure, is d
会议
LiNixMn2-xO4(x=0、0.01、0.03、0.05、0.1、0.3、0.5)和LiNi0.55Mn1.35V0.1O4粉末制备,作为锂离子电池的正极材料进行系统研究.X射线衍射(XRD)图谱和扫描电镜(SEM)图谱对其
会议
  Ni plasma enhanced atomic layer deposition(PE-ALD) using nickelocene[Ni(C5H5)2] as a precursor and NH3 plasma as a reactant was comparatively investigated.P
会议
  An InAlAs/InGaAs/InAs quantum dots-quantum well in double barrier structure has proved best S (signal)/D (dark current) by simulated and analyzed at 3.5V an
会议
  Amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistor (TFT) nonvolatile memory devices with an IGZO charge storage layer were evaluated for the
会议
NAT(Network Address Translation,网络地址转换)在用户主机进行对外通信时,将原私有IP地址转换成另一公有可寻址IP地址,掩盖了原私有IP地址,给用户主机之间的P2P(Peer-to-Pe
  In this paper, the impacts of ionizing radiation on the gate induced floating body effects (GIFEBs) and low-frequency (LF) noise for the 130nm partially dep
会议
  Ultralow dielectric-constant (κ) porous SiCO(H) films were prepared using C7H18O3Si (MTES) and C 10H16 (LIMO) precursors by plasma enhanced chemical vapor
会议
  In this paper, a low offset high gain high resolution comparator is presented which is designed for a 16bit SAR ADC.The comparator consists of five stages p
会议