论文部分内容阅读
以电流舵型D/A转换器为核心,设计了一个8通道14位60MHz D/A转换器。采用三段电流源(5+4+5)结构的核心D/A转换器单元,有效地保证了转换器的精度和速度;利用电荷泵锁相环进行时钟倍频和多组时钟信号的相位同步,确保电路动态性能;通过输入级引入失调来获得具有迟滞特性的低压差分信号(LVDS)接收器,实现了840 Mb/s高频数据接口功能。电路采用CMOS工艺,在60MHz时钟频率,2MHz模拟输出频率下,功耗小于1 W,无杂散动态范围大于72dB。
Taking the current steering D / A converter as the core, an 8-channel 14-bit 60MHz D / A converter is designed. The three-stage current source (5 + 4 + 5) structure of the core D / A converter unit, effectively to ensure the accuracy and speed of the converter; charge pump phase-locked loop clock multiplier and multiple sets of clock signal phase Synchronization to ensure the dynamic performance of the circuit. The low-voltage differential signaling (LVDS) receiver with hysteresis can be obtained by introducing the offset into the input stage to realize the 840 Mb / s high-frequency data interface function. CMOS technology circuit, the clock frequency of 60MHz, 2MHz analog output frequency, the power consumption of less than 1W, spurious-free dynamic range greater than 72dB.