论文部分内容阅读
蜂窝基站的架构正在逐步地趋于统一。一组RF前端板卡负责发送包化采样数据,一般是通过SRIO(串行RapidI/O)传送至ASIC或FPGA,而ASIC或FPGA作为简单的交换器,在控制平面的操纵下按照规定的路线将信息包发送至一组处于等待状态的DSP和控制平面处理器。面对这种不断发展的架构一致
The architecture of cellular base stations is gradually converging. A set of RF front-end boards are responsible for sending packetized sample data, typically through SRIO (Serial Rapid I / O) to ASICs or FPGAs, while ASICs or FPGAs are simple switches under the control of the control plane in accordance with defined routes Sends the packet to a set of waiting DSP and control plane processors. Consistent with this evolving architecture