论文部分内容阅读
针对OFDM系统中FFT处理器的设计要求,选用4442混合基,按频率提取算法,设计128点高效FFT处理器。采用改进的基-4算法、乒乓RAM设计思想及流水线结构,使FFT处理器各个部分时序紧密配合,硬件和功耗得到优化。该ASIC采用SMIC CMOS 0.18 μm 1P5M工艺实现,结果满足时序和制造工艺要求,达到以下指标:工作频率66 MHz,芯片面积5.2075 mm2,功耗354.728 mW。
For the OFDM system FFT processor design requirements, the choice of 4442 mixed-based, according to the frequency of extraction algorithm, the design of 128-point FFT processor. Using improved base-4 algorithm, ping-pong RAM design and pipeline structure, the timing of each part of FFT processor is closely matched, and the hardware and power consumption are optimized. The ASIC is implemented in a SMIC CMOS 0.18 μm 1P5M process and meets the timing and manufacturing process requirements to achieve the following specifications: Operating frequency 66 MHz, chip area 5.2075 mm2, power dissipation 354.728 mW.