This paper presents an efficient indirect fractional frequency synthesizer architecture based on the time delay digital ......

This paper presents a frequency synthesizer architecture based on the time delay digital tanlock loop (TDTL). The loop i......