论文部分内容阅读
A circuit architechure to realize clock recovery for fast Ethernet applications is presented, whick includies system architecture, modified MueUer Muller algorithm for 100BASE-TX, phase detector for 100BASE-TX and multiple output charge pump PLL. The cloc