论文部分内容阅读
引言自从第三代计算机在速度上获得进展以来,逻辑电路的速度提高了一个数量级,高速并行运算部件可在80毫微秒内完成一个操作。借助高速缓冲器,主存储器(简称为主存)可在80毫微秒内提供操作数或指令。然而在运算部件获得每一条指令和操作数之前,仍然必须等待若干个周期,为了改善这种状况,发展了先行控制,它可以实行以下功能: ·预先连续地取指令; ·对取出的每一条指令进行处理; ·形成预先处理指令中的操作数地址和取出操作数;
Introduction Logic has been an order of magnitude faster since the third generation of computers gained speed, and high-speed parallel computing units can perform an operation in 80 nanoseconds. With the cache, main memory (referred to as main memory) provides operands or instructions in 80 nanoseconds. However, before the arithmetic unit gets each instruction and operand, it still has to wait several cycles. In order to improve the situation, a lookahead control has been developed that can perform the following functions: fetch instructions in advance; Instruction; • form the operand address and the fetch operand in the preprocessing instruction;