论文部分内容阅读
提出一种支持IPSec、SSL/TLS网络安全协议的高性能网络安全处理器的系统结构设计。该设计采用了系统级的流水线及双路单向总线设计,提高了数据传输通路的数据传输速率并且缓解了总线仲裁及数据拥塞。经过特定面积/性能优化过的密码算法引擎阵列提供了多任务并行计算能力。可编程描述符指令结构的设计,不仅合理利用了并行计算资源,而且增强了系统面向网络安全协议应用的灵活性。采用SMIC 0.13μm标准逻辑单元库综合后,实验表明:系统频率为200 MHz时,此设计对IPSec ESP隧道模式支持1.651 Gb/s的数据吞吐率,且可以实现103次/s的SSL握手协议。
A system structure design of high performance network security processor supporting IPSec, SSL / TLS network security protocol is proposed. The design uses a system-level pipeline and two-way unidirectional bus design to improve the data transfer path data transfer rate and ease the bus arbitration and data congestion. A specific area / performance optimized cryptographic algorithm engine array provides multitasking parallel computing power. The design of programmable descriptor instruction structure not only makes rational use of parallel computing resources, but also enhances the flexibility of system application for network security protocol. Using SMIC 0.13μm standard logic cell library synthesis, the experiment shows that the IPSec ESP tunnel mode supports data throughput of 1.651 Gb / s at system frequency of 200 MHz and achieves 103 times / s SSL handshake protocol.