论文部分内容阅读
本文详细地讲述了“半客户”式CMOS门阵列电路的设计过程。文中还根据作者设计的产品,对CMOS门阵列逻辑电路给出了综合的性能评价.
This article describes in detail the “half-client” type CMOS gate array circuit design process. The article also based on the author’s product design, CMOS gate array logic circuit gives a comprehensive performance evaluation.